Regviz

Renesas Electronics /R7FA2A1AB /POEG /POEGGA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as POEGGA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Renesas Electronics/R7FA2A1AB/POEG/POEGGA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)PIDF 0 (0)IOCF 0 (0)OSTPF 0 (0)SSF 0 (0)PIDE 0 (0)IOCE 0 (0)OSTPE 0 (0)CDRE0 0Reserved 0 (0)CDRE4 0 (0)CDRE5 0Reserved 0 (0)ST 0Reserved0 (0)INV 0 (0)NFEN 0 (00)NFCS

IOCE=0, IOCF=0, CDRE0=0, CDRE5=0, OSTPF=0, INV=0, CDRE4=0, OSTPE=0, ST=0, PIDF=0, NFCS=00, SSF=0, NFEN=0, PIDE=0

Description

POEG Group A Setting Register

Fields

PIDF

Port Input Detection Flag

0 (0): A output-disable request from the GTETRG pin has not been generated.

1 (1): A output-disable request from the GTETRG pin has been generated.
IOCF

Real Time Overcurrent Detection Flag

0 (0): No output-disable request from the GPT, the ACMPHS or the ACMPLP occurred.

1 (1): Output-disable request from the GPT, the ACMPHS or the ACMPLP occurred.
OSTPF

Oscillation Stop Detection Flag

0 (0): A output-disable request from the oscillation stop detection has not been generated.

1 (1): A output-disable request from the oscillation stop detection has been generated.
SSF

Software Stop Flag

0 (0): A output-disable request from software has not been generated.

1 (1): A output-disable request from software has been generated.
PIDE

Port Input Detection EnableNote: Can be modified only once after a reset.

0 (0): A output-disable request from the GTETRG pins disabled.

1 (1): A output-disable request from the GTETRG pins enabled.
IOCE

Real Time Overcurrent EnableNote: Can be modified only once after a reset.

0 (0): A output-disable request from GPT disable request or comparator interrupt disabled.

1 (1): A output-disable request from GPT disable request or comparator interrupt enabled.
OSTPE

Oscillation Stop Detection EnableNote: Can be modified only once after a reset.

0 (0): A output-disable request from the oscillation stop detection disabled.

1 (1): A output-disable request from the oscillation stop detection enabled.
CDRE0

ACMP_HS0 EnableNote: Can be modified only once after a reset.

0 (0): Disable output-disable request from ACMPHS0.

1 (1): Enable output-disable request from ACMPHS0.
Reserved

These bits are read as 000. The write value should be 000.
CDRE4

ACMP_LP0 EnableNote: Can be modified only once after a reset.

0 (0): Disable output-disable request from ACMPLP0.

1 (1): Enable output-disable request from ACMPLP0.
CDRE5

ACMP_LP1 EnableNote: Can be modified only once after a reset.

0 (0): Disable output-disable request from ACMPLP1.

1 (1): Enable output-disable request from ACMPLP1.
Reserved

These bits are read as 00. The write value should be 00.
ST

GTETRG Input Status Flag

0 (0): GTETRG input after filtering is 0.

1 (1): GTETRG input after filtering is 1.
Reserved

These bits are read as 00000000000. The write value should be 00000000000.
INV

GTETRG Input Reverse

0 (0): GTETRG Input

1 (1): GTETRG Input Reversed.
NFEN

Noise Filter Enable

0 (0): Filtering noise disabled

1 (1): Filtering noise enabled
NFCS

Noise Filter Clock Select

0 (00): Sampling GTETRG pin input level for three times in every PCLKB.

1 (01): Sampling GTETRG pin input level for three times in every PCLKB /8.

2 (10): Sampling GTETRG pin input level for three times in every PCLKB /32.

3 (11): Sampling GTETRG pin input level for three times in every PCLKB /128.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data